



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/667,164	09/21/2000	William E. Ballachino	00-C-050 (STMI01-00050	8138
30425	7590	09/28/2006	EXAMINER	
STMICROELECTRONICS, INC.			DO, CHAT C	
MAIL STATION 2346			ART UNIT	
1310 ELECTRONICS DRIVE			PAPER NUMBER	
CARROLLTON, TX 75006			2193	

DATE MAILED: 09/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/667,164

Applicant(s)

BALLACHINO, WILLIAM E.

Examiner

Chat C. Do

Art Unit

2193

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 01/13/2004; 08/14/2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-32 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-32 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>08/14/2006</u> . | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

1. This communication is responsive to Amendment filed 01/13/2004.
2. Claims 1-23 are pending in this application. Claims 1, 12, and 23 are independent claims. In Amendment, claims 1, 12, and 23 are amended. This Office Action is made final.

#### ***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Uya (U.S. 4,682,303).

Re claim 1, Uya discloses in Figure 2 an M-bit adder (e.g. an adder in Figure 2 wherein M is equate to 26) capable of receiving a first M-bit argument (e.g. first argument as A0-A25), a second M-bit argument (e.g. second argument as B0-B25), and a carry-in "Ci" (e.g. C4, C8, C13, C19, and C26 into respective cells) bit comprising:

M adder cells arranged in R rows (e.g. as seen in Figure 2 wherein the cell for adding bits 13-18 includes components 34-35, 40-41, and 43), wherein a least significant adder cell in a first one of rows of adder cells (e.g. P2) is operable to:

receive a first data bit,  $A_x$ , from first M-bit argument and a first data bit,  $B_x$ , from second M-bit argument (e.g.  $A_4$  and  $B_4$  respectively in Figure 2),  
generate a first conditional carry-out bit,  $C_x(1)$  (e.g.  $C_8^1$  from 21 in Figure 2 in P2 cell), and a second conditional carry-out bit,  $C_x(0)$  (e.g.  $C_8^0$  from 20 in Figure 2 in P2 cell), and  
provide the first and second conditional carry-out bits (e.g. output of  $C_8^1$  and  $C_8^0$  in Figure 2) to another of adder cells (e.g. the outputs of carry are fed to logic gates 24 and 25 of next cell P3),

wherein  $C_x(1)$  bit is calculated assuming a row carry-out bit from a second row of adder cells preceding first row is a 1 (e.g. expression 2 in col. 3) and  $C_x(0)$  bit is calculated assuming row carry-out bit from second row is a 0 (e.g. expression 4 in col. 4).

Re claim 2, Uya further discloses in Figure 2 least significant adder cell generates a first conditional sum bit (e.g.  $S^0_4$  in Figure 2), and a second conditional sum bit (e.g.  $S^1_4$  in Figure 2).

Re claim 3, Uya further discloses in Figure 2  $S_x(1)$  bit is calculated assuming row carry-out bit from second row is a 1 (e.g. 65) and  $S_x(0)$  bit is calculated assuming 4 row carry-out bit from second row is a 0 (e.g. 70).

Re claim 4, Uya further discloses in Figure 2 row carry-out bit selects one of  $S_x(1)$  bit and  $S_x(0)$  bit to be output by least significant adder cell (e.g. 32).

Re claim 5, Uya further discloses in Figure 2 first row of adder cells further comprises a second adder cell (e.g. adder for adding  $A_5$  and  $B_5$ ) coupled to least significant adder cell, wherein second adder cell receives a second data bit (e.g.  $A_5$ ),

Art Unit: 2193

from first M-bit argument and a second data bit (e.g. B5), from second M-bit argument, and receives from least significant adder cell (e.g. output of 67) bit and (e.g. output of 72) bit.

Re claim 6, Uya further discloses in Figure 3 second adder cell (e.g. adder for adding A5 and B5) generates a first conditional carry-out bit (e.g. C6 in Figure 3), wherein Cx1(1) bit is generated from A5 data bit, B5 data bit, and CH0 bit (e.g. C5 from previous adder) from least significant adder cell (e.g. right portion of 21).

Re claim 7, Uya further discloses in Figure 2 second adder cell (e.g. adder for adding A5 and B5) generates a second conditional carry-out bit (e.g. output of 64' in Figure 4), wherein Cx1(0) bit is generated from A5 data bit, B5 data bit, and CL0 bit (e.g. C5 from previous adder in Figure 4) from least significant adder cell (e.g. right portion of 20).

Re claim 8, Uya further discloses in Figures 1-4 second adder cell (e.g. adder for adding A5 and B5) generates a first conditional sum bit S1 (e.g. S5 in Figure 3), wherein S1 bit is generated from A5 data bit, B5 data bit, and CH0 bit from least significant adder cell.

Re claim 9, Uya further discloses in Figures 1-4 second adder cell (e.g. adder for adding A5 and B5) generates a second conditional sum bit, wherein S1 (e.g. S5 in Figure 4) bit is generated from A5 data bit, B5 data bit, and CL0 bit from least significant adder cell.

Re claim 10, Uya further discloses in Figures 1-4 row carry-out bit selects one of Sl(1) bit and Sl(0) bit to be output by second adder cell (e.g. 24 and 25 in Figure 2).

Re claim 11, Uya further discloses first row of adder cells contains N adder cells and second row of adder cells preceding first row contains less than N adder cells (e.g. P3, P4, and P5 wherein P3 has 5 adder cells, P4 has 6 adder cells, and P5 has 5 adder cells).

Re claim 12, it is a processor claim of claim 1. Thus, claim 12 is also rejected under the same rationale in the rejection of rejected claim 1.

Re claim 13, it is a processor claim of claim 2. Thus, claim 13 is also rejected under the same rationale in the rejection of rejected claim 2.

Re claim 14, it is a processor claim of claim 3. Thus, claim 14 is also rejected under the same rationale in the rejection of rejected claim 3.

Re claim 15, it is a processor claim of claim 4. Thus, claim 15 is also rejected under the same rationale in the rejection of rejected claim 4.

Re claim 16, it is a processor claim of claim 5. Thus, claim 16 is also rejected under the same rationale in the rejection of rejected claim 5.

Re claim 17, it is a processor claim of claim 6. Thus, claim 17 is also rejected under the same rationale in the rejection of rejected claim 6.

Re claim 18, it is a processor claim of claim 7. Thus, claim 18 is also rejected under the same rationale in the rejection of rejected claim 7.

Re claim 19, it is a processor claim of claim 8. Thus, claim 19 is also rejected under the same rationale in the rejection of rejected claim 8.

Re claim 20, it is a processor claim of claim 9. Thus, claim 20 is also rejected under the same rationale in the rejection of rejected claim 9.

Art Unit: 2193

Re claim 21, it is a processor claim of claim 10. Thus, claim 21 is also rejected under the same rationale in the rejection of rejected claim 10.

Re claim 22, it is a processor claim of claim 11. Thus, claim 22 is also rejected under the same rationale in the rejection of rejected claim 11.

Re claim 23, it is a method claim of claim 1. Thus, claim 23 is also rejected under the same rationale in the rejection of rejected claim 1.

### ***Response to Arguments***

5. Applicant's arguments filed 01/13/2004 have been fully considered but they are not persuasive.

a. The applicant argues in page 10 second paragraph for all claims that the cited reference by Uya fails to disclose a step of providing both carry-out values produced by both adders to another block-adder.

The examiner respectfully submits that the applicant may misinterpret the cited reference. The cited reference, particularly Figure 2, clearly disclose either inherently or expressively every single limitations cited in the claim wherein the logic gate components are interpreted to belong to the next cell. Thus, each of adder cell produces two conditional carries out as  $C_x^1$  and  $C_x^0$  and these two conditional carries are fed to the next logic gate components for selecting proper summation of that respective adder cell (e.g. the output of logic gate components 44-45 are fed to the multiplexer 53 for selecting proper summation). Therefore, the cited reference clearly discloses the limitation of providing both carry-out

Art Unit: 2193

values as  $C_x^1$  and  $C_x^0$  produced by both adders as adder 41 and adder 40 respectively to another block-adder as next adder cell P5.

### *Conclusion*

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- b. U.S. Patent No. 5,787,492 to Shuma et al. disclose an address limit check apparatus with conditional carry logic.
- c. U.S. Patent No. 5,181,186 to Al-Ofi discloses a TPC computers.
- d. U.S. Patent No. 3,553,446 to Joshelp Kruey discloses a carry determination logic.

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.



Art Unit: 2193



Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

September 21, 2006

Chat C. Do  
Examiner  
Art Unit 2193

   
**KAKALI CHAKI**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2100**